https://bayt.page.link/EstdjnPCUbtULddDA
Create a job alert for similar positions

Job Description

Job Details:Job Description: 
  • You will be part of ACE group within CCG, in the P-Core IP development team driving Intel's latest CPU's in the latest process technology. Your responsibilities will include but not limited to.
  • Layout design of Datapath and Register Files using semi-automated tools, flows, methodology along with manual polygon edits
  • Block level/sub-chip level floor-plan, Layout integration, power grid planning, clock routing
  • Abstract view generation and full-chip assembly
  • RC extraction, RC aware routing both manual and semi-auto
  • Coordination with circuit designer
  • Reliability Verification (EM/SH/IR, etc)
  • Physical verification (DFM, DRC, LVS, Density, Antenna)
  • Develop layout design methodologies
Qualifications:

Qualifications :
 


  • You must possess a Bachelor's Degree in E and C or Electrical Engineering or equivalent with at least 4 or more years of experience

Preferred Experience:
 


  • Layout design of high speed Datapath or Register file or custom memory
  • Understanding of Layout design Convergence at Block/Section Level
  • Basic understanding of timing analysis is plus
  • Scripting knowledge is plus
  • Strong verbal and written communication skills
Job Type:Experienced HireShift:Shift 1 (India)Primary Location: India, BangaloreAdditional Locations:Business group:The Core and Client Development Group (C2DG) is a worldwide organization focused on the development and integration of SOCs, Core ™, and critical IPs that power Intel's leadership products, driving most of the Client roadmap for CCG, Delivering Server First Cores that enable continued growth for DCG and invest in future disruptive technologies.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/A

Work Model for this Role


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

You have reached your limit of 15 Job Alerts. To create a new Job Alert, delete one of your existing Job Alerts first.
Similar jobs alert created successfully. You can manage alerts in settings.
Similar jobs alert disabled successfully. You can manage alerts in settings.